InAlAs=InGaAs=InP enhancement-mode high electron mobility transistors utilising Ir=Ti=Pt=Au gates have been fabricated and compared to devices with conventional Pt=Ti=Pt=Au gates. Enhancement-mode operation with threshold voltage of 134 mV was achieved for Ir-based devices with 0.25 mm gate length after a short anneal at 250 C. No change was observed in the magnitude of g m before and after anneal, indicating low metal diffusivity and high thermal stability for Ir-based devices.
Introduction: Thermally-treated Pt-based metallisation is commonly utilised as the Schottky gate contact in enhancement-mode InAlAs= InGaAs high electron mobility transistors (eHEMTs) owing to its high Schottky barrier height [1] [2] [3] [4] [5] . However, the rapid diffusion of Pt in InAlAs has constituted a reliability issue [6] since it alters crucial device parameters such as transconductance, threshold voltage, and gate capacitance. Although aspects of this diffusion are utilised to enhance e-mode behaviour, the continuous diffusion of Pt during fabrication and device operation makes buried-Pt gate InAlAs= InGaAs eHEMT technology somewhat impractical. Therefore, to advance this technology, it is desirable to develop a metallisation scheme with low diffusivity as well as high barrier height. In the work reported in this Letter, we have investigated InAlAs=InGaAs=InP eHEMTs utilising Ir=Ti=Pt=Au gate and Pt=Ti=Pt=Au gate metallisations. The effects of annealing the gate contacts on the DC and RF characteristics of both types of devices are reported.
Experiment: In 0.52 Al 0.48 As=In 0.53 Ga 0.47 As=InP eHEMTs with Ir=Ti= Pt=Au and Pt=Ti=Pt=Au gates were fabricated. The HEMT structure was designed for two different recess etching depths in order to achieve the integration of enhancement-and depletion-mode (E=D) HEMT devices [3] . The heterostructure on InP substrates consists of a 250 nm InAlAs buffer, a 20 nm InGaAs channel, a 4 nm InAlAs spacer, Si atomic planar doping, a 6 nm InAlAs E-Schottky layer, a 1.5 nm AlAs etch stop layer, a 10 nm InAlAs D-Schottky layer, and an 8 nm n þ -InGaAs cap layer. Hall effect measurement yielded an electron sheet concentration of 8.68 Â 10 11 cm À2 and a mobility of 7130 cm 2 =V Á s for the heterostructure with the n þ -cap layer removed. For device fabrication, isolation was achieved by mesa etching in a citric acid=hydrogen peroxide solution. Alloyed AuGe=Ni=Au ohmic contacts were then formed with a typical contact resistance of 0.15 O Á mm. After the deposition of Ti=Pt=Au overlay metal, T-gates were formed in PMMA=PMMA-MAA=PMMA trilayer resist using the JEOL 6000FS electron beam nanowriter system. Gate recess etching was performed for eHEMT devices with citric acid: H 2 O 2 ¼ 20 : 1 solution and the AlAs etch stop was removed using HCl : DI water ¼ 1 : 2 solution. Finally, Ir=Ti=Pt=Au (5=15= 10=170 nm) and Pt=Ti=Pt=Au (5=15=10=170 nm) were evaporated for the T-gate metallisations. Devices with various gate lengths from 0.25 to 0.4 mm were fabricated. DC and RF characteristics were measured with a HP 4142B semiconductor parameter analyser and HP 8510C network analyser, respectively. To investigate the effect of gate annealing, the measurements were repeated after the devices were treated in a rapid thermal annealing (RTA) system at 250 C for 30 s. . An increase in g m,max from 700 to 784 mS=mm was measured, which translates to a 12% increase. From the results, it is observed that Ir=Ti=Pt=Au gate devices were more stable than conventional Pt=Ti=Pt=Au gate devices in terms of V T and g m . A positive shift in V T that is activated by thermal annealing can be attributed to two effects. These are Schottky barrier height enhancement and gate metal diffusion [3] . It is known that the Schottky barrier height of Pt on InAlAs increases by $100 mV owing to thermal treatment at moderate temperatures [1, 3] . Since g m,max is related to the effective thickness of the InAlAs Schottky layer (d eff ) by [7] :
the enhancement of g m indicates that d eff is reduced owing to gate metal diffusion. No significant change in contact resistance was observed after thermal treatment. Thus, it can be deduced that both Schottky barrier enhancement and metal diffusion occurred in the Pt-based devices owing to gate annealing. In addition, we deduce that Ir has significantly less diffusivity than Pt, indicating a higher thermal stability for Ir gate contact. Further thermal storage tests at various temperatures for extended durations are required to fully investigate the thermal stability of Ir=Ti=Pt=Au gate InAlAs=InGaAs eHEMTs. The RF performances of both types of devices have been measured. The f T 's and f max of 0.25 mm gate Ir-based devices before annealing were 85 and 210 GHz, respectively. The corresponding results for Pt-based devices were 90 and 220 GHz, respectively. No significant changes were observed in these performances because of annealing. With a constant f T and considering that [7] :
C gs it is then noted that the gate capacitance of Pt=Ti=Pt=Au gate devices increased, thereby compensating the increase of g m,max . The increase in gate capacitance (C gs ) originated from the reduction of the Schottky layer thickness owing to Pt diffusion. Although the RF performances of the Pt-based devices did not deteriorate, the increase in gate capacitance will affect circuit performances by increasing delay times for charging and discharging the gates. This can cause speed problems in complex digital circuits with large fan-out. There is no evidence of gate capacitance increase in Ir=Ti=Pt=Au gate devices because g m and f T were not altered as a result of thermal annealing. This provides evidence that the diffusion of Ir-based gate is negligible, and further, it shows that Ir=Ti=Pt=Au eHEMT digital devices should be superior for circuit applications. Fig. 2 shows V T and f T for Ir=Ti=Pt=Au gate devices with various gate lengths ranging from 0.25 to 0.4 mm before annealing (solid circles) and after annealing (open circles). Gate annealing increased V T by about 40 mV for all devices whereas f T 's were not significantly altered. The metallisation should also be useful for depletion-mode HEMTs.
